
National Semiconductor Order No. IMP-16P/937A

Pub. No. 4200037A

IMP-16P Users Manual

Volume 2



IMP-16P MICROCOMPUTER

IMP-16P USERS MANUAL VOLUME 2

October 1974

© National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051

PREFACE

Volume 2 of the IMP-16P Users Manual contains detailed block, timing, and schematic diagrams to assist the user in tutorial or maintenance endeavors. The detailed functional descriptions contained in volume 1, chapter 7, of this manual are written to the detailed functional block and timing diagrams contained in volume 2. The small numbers within squares located in the functional blocks of the block diagrams designate the associated schematic sheet number.


Appendix A is a list of all mnemonics used in both volumes 1 and 2. Appendix B is a compilation of the circuit diagrams of the various devices appearing in the schematic diagrams of the IMP-16P. Appendixes A and B follow the illustrations in volume 2.


The material in this manual is subject to change without notice. Circuit details and other data supplied with the engineering documentation that accompany equipment take precedence over the information contained in this manual.


Copies of this manual and other National Semiconductor publications may be obtained from the sales offices listed on the back cover.


CONTENTS

Figure		Page
2/6-1	Power Supplies Schematic Diagram	2/6-1
2/7-1	IMP-16C Functional Block Diagram	2/7-1
2/7-2	IMP-16C Schematic Diagram	2/7-2
2/7-3	Memory Timing Diagram	2/7-6
2/7-4	Memory Timing and Control Card Functional Block Diagram	$\frac{2}{7-7}$
2/7-5	Memory Timing and Control Card Schematic Diagram	2/7-8
2/7-6	Memory Storage Card Functional Block Diagram	2/7-11
2/7-7	Memory Storage Card Schematic Diagram	$\frac{2}{7-12}$
2/7-8	TTY/Card Reader Interface Card Functional Block Diagram	2/7-15
2/7-9	TTY/Card Reader Interface Card Schematic Diagram	2/7-17
2/7-10	Programmers Panel Card Schematic Diagram	2/7-21
2/7-11	Operators Control Panel Schematic Diagram	2/7-23
2/7-12	Control Panel Interface Card Functional Block Diagram	2/7-24
2/7-13	Control Panel Interface Card Timing Diagram	2/7-25
2/7-14	Control Panel Interface Card Schematic Diagram.	$\frac{2}{7}$ -27
APPENDIX A	LIST OF MNEMONICS/ABBREVIATIONS	2/ A -1
APPENDIX B	INTEGRATED CIRCUIT DEVICE DIAGRAMS	2/B-1











JUMP CONDITIONS SYSTEM CLEAR		ОСК	CLOCK PHASE 4	HOLD		JUMP CONDITION AND INPUT/OUTPUT	TIMING
(SYSCLR)	(SHEET 1)		(SHEET 1)			TIMING (SHEET 1)	IN
INITIALIZE (INIT)	HOLD		JUMP CONDITIO	N .			
	MASTER CLOCK GENERATOR (SHEET 1)	JFA 0-3 BITS 7-11 BITS 12-15 PH1, 3, 5, AND 7	CONTROL READ ONLY MEMORY (CROM) (SHEET 2)	CONTROL BUS (4 BITS)	FLAG EN	ABLE	CONDIT MULTIP CONTR
	4-PHASE CLOCK GENERATOR (SHEET 1)		REGISTER, ARITH- METIC, AND LOGIC UNIT (RALU) NO. 1 (SHEET 2)	 	۲,		JUMP/FLAG ADDRESS (JFA0-3) JUMP/ ADDR (SHEE
PERIPHERAL DATA (16 BITS) MEMORY DATA	INPUT MULTIPLEXER	DATA BUS (16	REGISTER, ARITH- METIC, AND LOGIC UNIT (RALU) NO. 2 (SHEET 2)	STATUS FLAG		TS 7–11	STATUS BUFFERED I
(16 BITS)	(SHEET 2)		REGISTER, ARITH- METIC, AND LOGIC UNIT (RALU) NO. 3 (SHEET 2)		DATA BUFFER (SHEET 2)	TS 12–15	
		INSTRUCTION BITS 1	REGISTER, ARITH- METIC, AND LOGIC UNIT (RALU) NO. 4 (SHEET 2)	н	LD .		
		INSTRUCTION BITS 7	<u>-11</u>				МЕМО

.....



INFORMATION ON THIS DIAGRAM IS SUBJECT TO CHANGE WITHOUT NOTICE.
ENGINEERING DOCUMENTATION SUPPLIED WITH IMP-16P SHOULD BE REFERENCED.








Figure 2/7-2. IMP-16C Schematic Diagram (Sheet 1 of 4) 2/7-2








Figure 2/7-2. IM P-16C Schematic Diagram (Sheet 3 of 4) 2/7-4




Figure 2/7-2. IMP-16C Schematic Diagram (Sheet 4 of 4)





Figure 2/7-3. Memory Timing Diagram 2/7-6







Figure 2/7-4. Memory Timing and Control Card
Functional Block Diagram






Figure 2/7-5. Memory Timing and Control Card Schematic Diagram (Sheet 1 of 3) 2/7-8




Figure 2/7-5 Memory Timing and Control Card Schematic Diagram (Sheet 2 of 3) 2/7-9





Figure 2/7-5. Memory Timing and Control Card Schematic Diagram (Sheet 3 of 3) 2/7-10







Figure 2/7-6. Memory Storage Card Functional Block Diagram 2/7-11






Figure 2/7-7. Memory Storage Card Schematic Diagram (Sheet 1 of 3) 2/7-12




Figure 2/7-7. Memory Storage Card Schematic Diagram (Sheet 2 of 3)





Figure 2/7-7. Memory Storage Card Schematic Diagram (Sheet 3 of 3) 2/7-14






Figure 2/7-8. TTY/Card Reader Interface Card Functional Block Diagram (Sheet 1 of 2) 2/7-15

CARD READER ABSCR PROGRAM RIN/ROUT INSTRUCTIONS

	INSTRUCTION	
TYPE	FUNCTION	ORDER NUMBER
RIN	READ DATA	1
ROUT	SET PICK	2
ROUT	RESET (INDEX MARK AND PICK LATCH)	3

1												ı	1			1
1	5 14	13	12	11	10	09	08	07	06	05	04	03	02	01	00	PD BITS
1	1 10	09	08	07	06	DATA 05	BITS 04	03	02	01	00			CARD READER READY	INDEX MARK	


	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	АВ
ROUT INSTRUCTION	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	1	
(RESET - ORDER 3 SHOWN)		DON	CAR	E	•			AD	DRE	SS FI	ELD		-		ORDE FIEL:	R → D	

'*' DENOTES NEGATIVE TRUE SIGNAL STATE
 NUMBERS WITHIN SQUARES LOCATED IN FUNCTIONS REFER TO ASSOCIATED SCHEMATIC SHEET NUMBERS.

NOTES

CARD READER INTERFACE OUTPUT WORD FORMAT ON PERIPHERAL DATA BUS

TYPICAL RIN/ROUT INSTRUCTION FORMATION ON AB00-15 BUS



PROGRAMS CONTAINED IN CARD READER PROMS

	PROGRAM/SUBROUTINE	
MNEMONIC	NAM E	MEMORY ADDRESS
ABSCR	ABSOLUTE CARD READER LOADER PROGRAM	X'7F00
RDCOL	READ AND CONVERT SINGLE COLUMN SUBROUTINE	X'7F2D
CVT	CONVERT HOLLERITH TO HEX SUBROUTINE	X'7F41
RDWD	READ AND CONVERT 16-BIT WORD SUBROUTINE	X'7F7F
ENCRD	END CARD PROCESSING SUBROUTINE	X'7F96
DTCRD	DATA CARD PROCESSING SUBROUTINE	X'7FA5
RDCRD	READCARD SUBROUTINE	X'7FD3
CNVRT	CONVERT BUFFER TO HEX SUBROUTINE	X'7FF4
	NOTE	
	RDCRD AND CNVRT SUBROUTINES CAN BE IMPLEMENTED BY USER-GENERATED SOFTWARE. THE REMAINING SUBROUTINES ARE IMPLEMENTED BY ABSCR AND ARE NOT INTENDED FOR IMPLEMENTATION BY USER-GENERATED SOFTWARE.	

DEFINITIONS OF INCLUDED M NEMONICS/ABBREVIATIONS

M NEM ONIC/ABBREVIATION	DEFINITION
AB00-15	BUFFERED ADDRESS BITS 00-15
ADX00-15	UNBUFFERED ADDRESS BITS 00-15
CLK	CLOCK
CLPK	CLEAR PICK
CLR	CLEAR
CR	CARD READER
CRAD	CARD READER ADDRESS
CSCR1-2	ENABLE CARD READER ROUTINE,
	PROMS 1 AND 2
EN7F	ENABLE PAGE 7F
ENBL	ENABLE
INIT	INITIATE
MDISFE, FF	MEMORY DISABLE, PAGE FE AND FI
MDO00-15	MEMORY DATA BITS 00-15
PD00-15	PERIPHERAL DATA BITS 00-15
PRGM	PROGRAM
RDEN	READ ENABLE
SLCT	SELECT
SPCK	SET PICK
SYSCLR	SYSTEM CLEAR
TTY 1-2	ENABLE TELETYPE ROUTINE.
	PROMS 1 AND 2
WRP	WRITE PERIPHERAL


		ı		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	AB
1	00	PD BITS	ROUT								_			_		_				
R	INDEX MARK	_	INSTRUCTION (RESET - ORDER 3 SHOWN)	0	U T'MOD	CAR	0 E	0	0	0	- AD	0 DRE	0 SS F1	ELD		• →	•	I ORDE FIELI		

NOTES

1. '*' DENOTES NEGATIVE TRUE SIGNAL STATE
2. NUM BERS WITHIN SQUARES LOCATED IN
FUNCTIONS REFER TO ASSOCIATED
SCHEMATIC SHEET NUMBERS.

TYPICAL RIN/ROUT INSTRUCTION FORMATION ON AB00-15 BUS

CSFE*, CSFF* (TO CPU OPTIONAL PROMS)



PROGRAMS CONTAINED IN CARD READER PROMS

	PROGRAM/SUBROUTINE	
M NEM ONIC	NAME	MEMORY ADDRESS
ABSCR	ABSOLUTE CARD READER LOADER PROGRAM	X'7F00
RDCOL	READ AND CONVERT SINGLE COLUMN SUBROUTINE	X'7F2D
CVT	CONVERT HOLLERITH TO HEX SUBROUTINE	X'7F41
RDWD	READ AND CONVERT 16-BIT WORD SUBROUTINE	X'7F7F
ENCRD	END CARD PROCESSING SUBROUTINE	X'7F96
DTCRD	DATA CARD PROCESSING SUBROUTINE	X'7FA5
RDCRD	• READCARD SUBROUTINE	X'7FD3
CNVRT	CONVERT BUFFER TO HEX SUBROUTINE	X'7FF4
	NOTE	
	RDCRD AND CNVRT SUBROUTINES CAN BE IMPLEMENTED BY USER-GENERATED SOFTWARE. THE REMAINING SUBROUTINES ARE IMPLEMENTED BY ABSCR AND ARE NOT INTENDED FOR IMPLEMENTATION BY USERGENERATED SOFTWARE.	

DEFINITIONS OF INCLUDED MNEMONICS/ABBREVIATIONS

M NEM ONIC/ABBREVIATION	DEFINITION
AB00-15	BUFFERED ADDRESS BITS 00-15
ADX00~15	UNBUFFERED ADDRESS BITS 00-15
CLK	CLOCK
CLPK	CLEAR PICK
CLR	CLEAR
CR	CARD READER
CRAD	CARD READER ADDRESS
CSCR1-2	ENABLE CARD READER ROUTINE,
	PROMS 1 AND 2
EN7F	ENABLE PAGE 7F
ENBL	ENABLE
INIT	INITIATE
MDISFE, FF	MEMORY DISABLE, PAGE FE AND FF
MDO00-15	MEMORY DATA BITS 00-15
PD00-15	PERIPHERAL DATA BITS 00-15
PRGM	PROGRAM
RDEN	READ ENABLE
SLCT	SELECT
SPCK	SET PICK
SYSCLR	SYSTEM CLEAR
TTY 1-2	ENABLE TELETYPE ROUTINE.
	PROMS 1 AND 2
WRP	WRITE PERIPHERAL




Figure 2/7-8. TTY/Card Reader Interface Card Functional Block Diagram (Sheet 2 of 2) 2/7-16





Figure 2/7-9. TTY/Card Reader Interface Card Schematic Diagram (Sheet 1 of 4)






Figure 2/7-9. TTY/Card Reader Interface Card Schematic Diagram (Sheet 2 of 4) 2/7-18





Figure 2/7-9. TTY/Card Reader Interface Card Schematic Diagram (Sheet 3 of 4) 2/7-19






Figure 2/7-9. TTY/Card Reader Interface Card Schematic Diagram (Sheet 4 of 4) 2/7-20




Figure 2/7-10. Programmers Panel Card Schematic Diagram (Sheet 1 of 2)





Figure 2/7-10. Programmers Panel Card Schematic Diagram (Sheet 2 of 2)



117 VAC >

Figure 2/7-11. Operators Control Panel Schematic Diagram 2/7-23




Figure 2/7-12

INFORMATION ON THIS DIAGRAM IS SUBJECT TO CHANGE WITHOUT NOTICE.
ENGINEERING DOCUMENTATION SUPPLIED WITH IMP-16P SHOULD BE REFERENCED.




Figure 2/7-12. Control Panel Interface Card
Functional Block Diagram
2/7-24

DSIO/DSI1 TRUTH TABLE

DSI0	DSI1	OPERATION	
LOW	LOW	WRITE DATA INTO PROGRAM COUNTER/MEMORY ADDRESS LATCHES WHEN LDS* TRUE	
row	HIGH	READ STATUS OF DATA SWITCHES	
HIGH	LOW	WRITE DATA INTO DATA DISPLAY LATCHES WHEN LDS* IS TRUE	
HIGH	HIGH	READ DISPLAY SELECTOR SWITCH POSITION	

Control Panel Service Routine RIN/ROUT Instructions

INSTRUCTION					
Туре	Function	Mnemonic	Control Field Value		
RIN	Get Control Panel Command Switches	GPCS	X'18		
RIN	Get Control Panel Data Switches	GDS	X'10		
ROUT	Load Control Panel Program Counter Display Register	LPCDR	X'00		
ROUT	Load Control Panel Data Register	LDR	X'08		
ROUT	Enable User Memory	EUM	X'01		

Transparent Memory Locations of Saved CPU Contents

	Trent memory Locations of Saved CPO Contents
Transparent Memory Location (Hexadecimal)	CPU Contents
FF01	AC0
FF02	AC1
FF03	AC2
FF04	AC3
FF0 5	Program Counter (current top-of-stack). Displayed PC.
FF06	Previous top-of-stack. Stack display word.
FF07-FF14	Stack 1 through stack 14, respectively
FF15	Displayed flags
FF16	RALU flags
FF17	Memory Address Pointer
FF18-FF1F	Scratch pad (unused)

CONTROL PANEL INTERRUPT




Figure 2/7-13. Control Panel Interface Card Timing Diagram (Sheet 1 of 2)





Figure 2/7-13. Control Panel Interface Card Timing Diagram (Sheet 2 of 2) 2/7-26






Figure 2/7-14. Control Panel Interface Card Schematic Diagram (Sheet 1 of 5) 2/7-27




Figure 2/7-14. Card Schema





Figure 2/7-14. Control Panel Interface Card Schematic Diagram (Sheet 2 of 5) 2/7-28







Figure 2/7-14. Control Panel Interface Card Schematic Diagram (Sheet 3 of 5) 2/7-29







Figure 2/7-14. Control Panel Interface Card Schematic Diagram (Sheet 4 of 5) 2/7-30






Figure 2/7-14. Control Panel Interface Card Schematic Diagram (Sheet 5 of 5) 2/7-31

Appendix A LIST OF MNEMONICS/ABBREVIATIONS

Table A-1. IMP-16P Mnemonics/Abbreviations, Definitions and Sources

Mnemonic/ Abbreviation	Definition	Source/Reference
A0-A9	Memory Chip Row Address Bits 0-9	Memory Storage Card
AB00-15	Buffered Address Bits 00-15	TTY/Card Reader Interface Card
ABSCR	Absolute Card Reader Loader Routine	In ROM on TTY/Card Reader Interface Card
ABSTTY	Absolute Paper Tape LM Loader Routine	In ROM on TTY/Card Reader Interface Card
ADLCHLD	Address Latch Load	Memory Timing and Control Card
ADX00-15	Unbuffered Address Bits 00-15	CPU Card
AEN1, 2	Address Enable 1, 2	TTY/Card Reader Interface Card
AUX1,2	Auxiliary Switches 1, 2	Operators Control Panel
BDO00-15	Buffered Data Out Bits 00-15	CPU Card
BSPGEN	Base Page Enable	TTY/Card Reader Interface Card
C45	Clock 45	CPU Card
CE	Chip Enable	Memory Storage Card
CI	Cycle Initiate	Memory Timing and Control Card
CLK	Clock	, -
CLK81	Clock 81	CPU Card
CLK*B	Clock * Buffered	Control Panel Interface Card
CLKENBL	Clock Enable	Memory Timing and Control Card
CLMCTL	Column Control	Memory Timing and Control Card
CLPK	Clear Pick	TTY/Card Reader Interface Card
CLR	Clear	
CNVRT	Convert Buffer to Hex Subroutine	In ROM on TTY/Card Reader Interface Card
CPAD	Control Panel Address	Control Panel Interface Card
CPIHACL	Control Panel Interrupt Halt Control	Control Panel Interface Card
CPINP	Control Panel Input	CPU Card
CPINPB	Control Panel Input Buffered	Control Panel Interface Card

Table A-1. IMP-16P Mnemonics/Abbreviations, Definitions and Sources (Continued)

Mnemonic/ Abbreviation	Definition	Source/Reference
CPINT	Control Panel Interrupt	Control Panel Interface Card
CPINTCON	Control Panel Interrupt Control	Control Panel Interface Card
СРОР	Control Panel Operation	Control Panel Interface Card
CPOUT	Control Panel Output	Control Panel Interface Card
CR	Cycle Request	CPU Card
CRAD	Card Reader Address	TTY/Card Reader Interface Card
CS	Cycle Select	Memory Timing and Control Card
CSCR1, 2	Enable Card Reader Routine ROMs 1 and 2	TTY/Card Reader Interface Card
CSP	Chip Select Panel	Control Panel Interface Card
CVT	Convert Hollerith to Hex Subroutine	In ROM on TTY/Card Reader Interface Card
DB00-15	Data Bits 00-15	Control Panel Interface Card
DI00-15	Data In Bits 00-15	Memory Storage Card
DICTL	Data In Control	Memory Timing and Control Card
DI• EN	Data In and Memory Enable	Memory Storage Card
DINT	Data Interrupt	TTY/Card Reader Interface Card
DO00-15	Data Out Bits 00-15	Memory Storage Card
DOCTL	Data Out Control	Memory Timing and Control Card
DSI0, 1	Data Switch/Indicators 0, 1	Control Panel Interface Card
DTCRD	Data Card Processing Subroutine	In ROM on TTY/Card Reader Interface Card
EN7F	Enable Page 7F	TTY/Card Reader Interface Card
ENA1, 2	Enable 1 and 2	Control Panel Interface Card
ENBL	Enable	
ENCRD	End Card Processing Subroutine	In ROM on TTY/Card Reader Interface Card
ENDSUB	End of Subroutine (Panel)	Control Panel Interface Card

Table A-1. IMP-16P Mnemonics/Abbreviations, Definitions and Sources (Continued)

Mnemonic/ Abbreviation	Definition	Source/Reference
EN•MOD0,1	Memory Enable and Module Select 0, 1	Memory Storage Card
EXEC	Execute	Operators Control Panel
EXHOLD	Extra Hold (Clock 4)	Control Panel Interface Card
GECO	Teletype Get Character with Echo Subroutine	In ROM on TTY/Card Reader Interface Card
GETC	Teletype Get Character Subroutine	In ROM on TTY/Card Reader Interface Card
HLT	Halt	Control Panel Interface Card
HLTLT	Halt Light	Control Panel Interface Card
HLTS	Halt Switch	Operators Control Panel
HLT+RFSH	Halt or Refresh	Control Panel Interface Card
HSPDIN	High Speed Data In	Teletype Transmitter
IAR	Increment Address Register	Control Panel Interface Card
I/F	Interface	
INIT	Initiate	CPU Card
INIT*BB	Initiate * Buffered Twice	Control Panel Interface Card
INTEN	Interrupt Enable	CPU Card
INTEST	Teletype In Test Subroutine	In ROM on TTY/Card Reader Interface Card
INTREQ	Interrupt Request	TTY/Card Reader Interface Card
INTRPTENBL	Interrupt Enable	TTY/Card Reader Interface Card
LDI	Load Immediate	Control Panel Interface Card
LDM	Load Multiple Subroutine	In ROM on TTY/Card Reader Interface Card
LDS	Load Display Latches	Control Panel Interface Card
LM	Load Module	
LOCKS	Lock Switch	Operators Control Panel
LPRG	Load Program	Control Panel Interface Card

Table A-1. IMP-16P Mnemonics/Abbreviations, Definitions and Sources (Continued)


Mnemonic/ Abbreviation	Definition	Source/Reference
LPRGS	Load Program Switch	Operators Control Panel
MAB0-9	Memory Address Bits 0-9	Memory Timing and Control Card
MDI00-15	Memory Data In Bits 00-15	Memory Timing and Control Card
MDIS	Memory Disable	Control Panel Interface Card
MDISFE, FF	Memory Disable, Page FE and FF	TTY/Card Reader Interface Card
MDO00-15	Memory Data Out, Bits 00-15	Memory Storage Card
ME1, 2	Memory Enable 1, 2	Control Panel Interface Card
MEMBSY	Memory Busy	Memory Timing and Control Card
MEMEN	Memory Enable	Memory Timing and Control Card
MESG	Message Printing Subroutine	In ROM on TTY/Card Reader Interface Card
MODSEL0-7	Module Select 0-7	Memory Timing and Control Card
MR/W	Memory Read/Write	Control Panel Interface Card
ODA	Output Data Available	Memory Timing and Control Card
ODIS	Output Disable	Control Panel Interface Card
ORD1-6	Orders 1-6	TTY/Card Reader Interface Card
OUTEN	Output Enable	Control Panel Interface Card
PCHG	Precharge	Memory Timing and Control Card
PD00-15	Peripheral Data Bits 00-15	TTY/Card Reader Interface Card and Control Panel Interface Card
PPP	Programmers Panel Card In Place	Programmers Panel Card
PRGM	Program	TTY/Card Reader Interface Card
PRST	Preset	
PUT2C	Send Two Characters to Teletype Subroutine	In ROM on TTY/Card Reader Interface Card
PUTC	Teletype Put Character Subroutine	In ROM on TTY/Card Reader Interface Card
RAM	Random Access Memory	


Table A-1. IMP-16P Mnemonics/Abbreviations, Definitions and Sources (Continued)


Mnemonic/ Abbreviation	Definition	Source/Reference
RAMADDR	RAM Address	Control Panel Interface Card
RCP	Read Control Panel	Control Panel Interface Card
RDCOL	Read and Convert Single Column Subroutine	In ROM on TTY/Card Reader Interface Card
RDCRD	Read Card Subroutine	In ROM on TTY/Card Reader Interface Card
RDEN	Read Enable	TTY/Card Reader Interface Card
RESET	Teletype Reset Subroutine	In ROM on TTY/Card Reader Interface Card
RDM	Read Memory	CPU Card
RDM FLG	Read Memory Flag	CPU Card
RDP	Read Peripheral	CPU Card
RDRON	Reader On	TTY/Card Reader Interface Card
RDSW	Read Switches	Control Panel Interface Card
RDWD	Read and Convert 16-bit Word Subroutine	In ROM on TTY/Card Reader Interface Card
RFADR0-4	Refresh Address 0-4	Memory Timing and Control Card
RFSH	Refresh	Memory Timing and Control Card
RFSHPROG	Refresh In Progress	Memory Timing and Control Card
RFSHREQ	Refresh Required	Memory Timing and Control Card
RLT	Run Light	Control Panel Interface Card
ROM	Read Only Memory	
ROUTCPAD1	Register Out, Control Panel Address, 1	Control Panel Interface Card
ROWSEL0-3	Row Select 0-3	Memory Timing and Control Card
RPFLG	Read Peripheral Flag	Control Panel Interface Card
R/W(MOD0, 1)	Read/Write (Module 0, 1)	Memory Storage Card
SAV	Save Registers Subroutine	In ROM on TTY/Card Reader Interface Card


Table A-1. IMP-16P Mnemonics/Abbreviations, Definitions and Sources (Continued)

Mnemonic/ Abbreviation	Definition	Source/Reference
SI	Single Instruction	Control Panel Interface Card
SLCT	Select	
SLCTM OD0,1	Select Module 0, 1	Memory Storage Card
SPCK	Set Pick	TTY/Card Reader Interface Card
STM	Store Multiple Subroutine	In ROM on TTY/Card Reader Interface Card
SW00-15	Switched Bits 00-15	TTY/Card Reader Interface Card and Control Panel Interface Card
SW1, 2, 3	Switch 1, 2, 3	Operators Control Panel
SYSCLR	System Clear	CPU Card
SYSCLRS	System Clear Switch (INIT)	Operators Control Panel
TDOUT	Transmit Data Out	TTY/Card Reader Interface Card
TMEMEN	Transparent Memory Enable	Control Panel Interface Card
TTY	Teletype	
TTY1-2	Enable Teletype Routine ROMs 1 and 2	TTY/Card Reader Interface Card
TTYAD	Teletype Address	TTY/Card Reader Interface Card
TTYDIN	Teletype Data In	TTY Transmitter
TTYSTAT	Teletype Status	TTY/Card Reader Interface Card
WP	Write Pulse	Memory Timing and Control Card
WP0,1	Write Pulse 0, 1	Memory Timing and Control Card
WRM	Write Memory Flag	CPU Card
WRMB	Write Memory Flag Buffered	Control Panel Interface Card
WRMP	Write Memory Peripheral	CPU Card
WRP	Write Peripheral Flag	CPU Card
WRPA	Write Peripheral A	CPU Card









Appendix B. INTEGRATED CIRCUIT DEVICE DIAGRAMS MM 5751 MM 5750 24 V_{GG} (-12V) 22 NFLEN 21 HOCSH 20 LOCSH 24 V_{GG} (-12V) 23 PH 5 22 PH 7 NJCND 1/2 DI(7) 3/2 DI(6) 4/4 DI(5) 5/5 (GND) V_{LL} 7/DI(3) 8/DI(1) 9/DI(2) 10/DI(2) NJCND PH 2 2 STFL 3 21 NCB (0) 20 NCB (3) 19 NCB (1) DI (2) 4 DI (1) 5 20 NCB(0) 19 NCB(2) NREQ0 6 15 NCB (1) 18 NCB (2) 17 DI (0) 16 FLAG 15 CYOV 14 CSHO 13 SELECT 18 NCB(1) 17 NCB(3) 16 DI (3) 7 (GND) V_{LL} 9 SVRST 9 SININ 10 ENCTL 11 5V) Vec 12 CSH3 11 (+5V) V_{SS} 12 (+5V) V_{SS} TOP VIEW

B-2



National Semiconductor Corporation

2900 Semiconductor Drive Santa Clara, California 95051 (408) 732-5000 TWX: 910-339-9240

NS Electronics SDN BHD

Batu Berendam Free Trade Zone Malacca, Malaysia Telephone: 5171

Telex: NSELECT 519 MALACCA (c/o Kuala Lumpur)

National Semiconductor GmbH D 808 Fuerstenfeldbruck

Industriestrasse 10 West Germany Telephone: (08141) 1371 Telex: 05-27649

National Semiconductor (UK) Ltd.

Larkfield Industrial Estate Greenock, Scotland Telephone: GOUROCK 33251 Telex: 778 632

NS Electronics (PTE) Ltd.

No. 1100 Lower Delta Rd. Singapore 3 Telephone: 630011 Telex: NATSEMI RS 21402

REGIONAL AND DISTRICT SALES OFFICES

ALABAMA

DIXIE REGIONAL OFFICE 3322 Memorial Parkway, S.W. #67 Huntsville, Alabama 35802 (205) 881-0622 TWX: 810-726-2207

ARIZONA

ROCKY MOUNTAIN REGIONAL OFFICE 7349 Sixth Avenue Scottsdale, Arizona 85251 (602) 945-8473 TWX: 910-950-1195

CALIFORNIA

NORTH-WEST REGIONAL OFFICE 2680 Bayshore Frontage Road, Suite 112 Mountain View, California 94043 (415) 961-4740 TWX: 910-379-6432

TWX: 910-379-6432
NATIONAL SEMICONDUCTOR
*LOS ANGELES REGIONAL OFFICE
Valley Freeway Center Building
15300 Ventura Boulevard, Suite 305
Sherman Oaks, California 91403
(213) 783-8272
TWX: 910-495-1773

NATIONAL SEMICONDUCTOR
SOUTHERN CALIFORNIA REGIONAL OFFICE
17452 Irvine Boulevard, Suite M
Tustin, California 92680
(714) 832-8113
TWX: 910-595-1523

CONNECTICUT

DISTRICT OFFICE Commerce Park Danbury, Connecticut 06810 (203) 744-2350 MID-ATLANTIC REGIONAL SALES OFFICE 25 Sylvan Road South Westport, Connecticut 06880 (203) 226-6833

*CARIBBEAN REGIONAL OFFICE 2721 South Bayshore Drive, Suite 121 Miami, Florida 33133 (305) 446-8309 TWX: 810-848-9725

NATIONAL SEMICONDUCTOR
WEST-CENTRAL REGIONAL OFFICE 800 E. Northwest Highway, Suite 203 Mt. Prospect, Illinois 60056 (312) 394-8040 TWX: 910-689-3346

NATIONAL SEMICONDUCTOR NORTH-CENTRAL REGIONAL OFFICE P.O. Box 40073 Indianapolis, Indiana 46240 (317) 255-5822

MARYLAND

CAPITAL REGIONAL SALES OFFICE 300 Hospital Drive, No. 232 Glen Burnie, Maryland 21061 (301) 760-5220 TWX: 710-861-0519

MASSACHUSETTS

*NORTH-EAST REGIONAL OFFICE #8 Wallis Ct. Lexington, Massachusetts 02173 Telephone: (617) 861-6090 TWX: 710-332-0166

MICHIGAN

*REGIONAL OFFICE 23629 Liberty Street Farmington, Michigan 48024 (313) 477-0400 TWX: 810-242-2902

MINNESOTA

DISTRICT SALES OFFICE 8053 Bloomington Freeway, Suite 101 Minneapolis, Minnesota 55420 (612) 888-3060 Telex: 290-766

NEW JERSEY

DISTRICT SALES OFFICE 140 Sylvan Avenue Englewood Cliffs, New Jersey 07632 (201) 461-5959 TWX: 710-991-9734

AREA OFFICE

14 Commerce Drive Cranford, New Jersey 07016 (201) 272-3344 TWX: 710-996-5803

NEW YORK

CAN-AM REGIONAL SALES OFFICE 104 Pickard Drive Syracuse, New York 13211 (315) 455-5858

TEXAS

*SOUTH-CENTRAL REGIONAL OFFICE 5925 Forest Lane, Suite 205 Dallas, Texas 75230 (214) 233-6801 TWX: 910-860-5091

WASHINGTON

DISTRICT OFFICE 300 120th Avenue N.E. Building 2, Suite 205 Bellevue, Washington 98005 (206) 454-4600

INTERNATIONAL SALES OFFICES

AUSTRALIA

NS ELECTRONICS PTY, LTD. Cnr. Stud Road & Mountain Highway Bayswater, Victoria 3153 Australia Telephone: 03-729-6333 Telex: 32096

NATIONAL SEMICONDUCTOR BELGIUM Rue de Congres 33 Bruxelles Telephone: 193434 Telex: 25327

CANADA

NATIONAL SEMICONDUCTOR DISTRICT OFFICE 1111 Finch Avenue West Suite 154 Downview, Ontario M3J 2E5 (416) 630-5751 TWX: 610-492-1337

DENMARK

NATIONAL SEMICONDUCTOR DENMARK Nyhavn 69 1051 Copenhagen Telephone: (1) 153110 Telex: 160 39

ENGLAND

NATIONAL SEMICONDUCTOR (UK) LTD. The Precinct
Broxbourne, Hertfordshire
EN 107 HY
England Telephone: Hoddesdon 69571 Telex: 267-204

NATIONAL SEMICONDUCTOR FRANCE
EXPANSION 10000
28 rue de la Redoute
92-260 Fountenay Aux Roses
Telephone: 660,81.40
Telex: NSF 25956F+

GERMANY

NATIONAL SEMICONDUCTOR GmbH 8000 Munchen 81 Cosimastr. 4/1 Telephone: 089/915027 Telex: 05-22772

HONG KONG

NS ELECTRONICS (HONG KONG) Ltd. NS ELECTRONICS (HON-11th Floor 4 Hing Yip Street Kwun Tong Kowloon, Hong Kong Telephone: 3-411241-8 Telex: 73366 NSE HK HX Cable: NATSEMI

ITALY

NATIONAL SEMICONDUCTOR ITALY Via Valassina 24 20159 Milano Telephone: 871349 Telex: 35497

JAPAN

*NATIONAL SEMICONDUCTOR JAPAN Nakazawa Building 1-19 Yotsuya, Tishiku-Tokyo, Japan Telephone 259-4571 Telex: J 285e2

SWEDEN

NATIONAL SEMICONDUCTOR SWEDEN Sikvagen 17 13500 Tyreso-Stockholm Telephone: 08/7 1204 80 Telex: 11293

NS ELECTRONICS (HK) LTD TAIWAN LIAISON OFFICE #60 Teh Hwei Street P.O. Box 68-332 Taipei Taiwan ROC Telephone: 563354